Analysis and contextual insights are available on OpenCVE Cloud.
No solution or workaround provided in the CVE record.
Additional remediation guidance may be available on OpenCVE Cloud.
Tracking
Sign in to view the affected projects.
No advisories yet.
Fri, 13 Nov 2026 00:30:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Title | Improper Access Control in AMD SEV Firmware Allows Memory Tampering and Guest Integrity Loss |
Thu, 12 Nov 2026 20:15:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| First Time appeared |
Amd
Amd epyc 9005 Series Processors Amd epyc Embedded 9005 Series Processors |
|
| Vendors & Products |
Amd
Amd epyc 9005 Series Processors Amd epyc Embedded 9005 Series Processors |
Thu, 12 Nov 2026 06:30:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Title | Improper Access Control in AMD SEV Firmware Allows Memory Tampering and Guest Integrity Loss |
Wed, 11 Nov 2026 16:30:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Title | Improper Access Control in AMD SEV Firmware May Allow Memory Tampering |
Wed, 11 Nov 2026 12:15:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Title | Improper Access Control in AMD SEV Firmware May Allow Memory Tampering |
Tue, 10 Nov 2026 22:00:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Description | Improper access control within the AMD Secure Encrypted Virtualization (SEV) firmware could allow an attacker with administrative privileges to tamper with memory, potentially resulting in loss of guest memory integrity. | |
| Weaknesses | CWE-362 | |
| References |
| |
| Metrics |
cvssV4_0
|
Status: PUBLISHED
Assigner: AMD
Published:
Updated: 2026-11-12T23:43:58.274Z
Reserved: 2025-06-17T16:53:10.413Z
Link: CVE-2025-52537
No data.
Status : Awaiting Analysis
Published: 2026-11-10T22:17:46.163
Modified: 2026-11-13T00:20:04.700
Link: CVE-2025-52537
No data.
OpenCVE Enrichment
Updated: 2026-11-13T00:15:11Z
-
CWE-362
Concurrent Execution using Shared Resource with Improper Synchronization ('Race Condition')